home .. forth .. misc mail list archive ..

Re: presentation for SVFIG


> I dont know anything about SDRAM interfaces

It's a fucking nightmare -- optimal use req's that the CPU provide
advance notice of it's burst / pipeline / L1-cache expectations, and
a highly-buffered bus interface.


cheers   - vic.