[NOSC] Verilog Implementations

[krejasi JR <kallkorv@xxxxxxxx>]

> > chip should
> > be simple enough so as to be manageable as a
> > schematic. :)
> 
> That is what i have found out too! :-)
> Actually, wich development software beeing used for
> the NOSC design, VERILOG,VHDL,CUPL or plain
> schematic
> is "not" the problem i think. The problem i find is
> to find a compiler/assembler, floor planner for the
> binary design file!

Actually, what i wanted to say is its not a problem,
at least its not a big one, since the NOSC is simple
to implement regarding to the SW tool in question.

But it is a problem allso. Most tools has very high
learning curves and if one does VLSI there is loots
of things to say about SPICE if used! 

Actually i wished everything was following the KISS
concept. Remove the last S for the non offending
effect.

KK

______________________________________________________
Do You Yahoo!?
Få en gratis @yahoo.dk-adresse på http://mail.yahoo.dk
------------------------

To Unsubscribe from this list, send mail to Mdaemon@xxxxxxxxxxxxxxxxxx with:
unsubscribe NOSC
as the first and only line within the message body
Problems   -   List-Admin@xxxxxxxxxxxxxxxxxx
Main 4th site   -   http://www.